

PERRELE C. BIRCH 90 C
RAYMOND C. STEWART
JOSEPH A KOLASCH
JAMES M SLATTERY
BERNARD L. SWEENEY\*
MICHAEL K. MUTTER
CHARLES GORENSTEIN
GERALD M. MURPHY, JR
LEONARD R SVENSSON
TERRY L. CLARK
ANDREW D. MEIKLE
MARC S. WEINER
JOE MCKINNEY MUNCY
ROBERT J. KENNEY
DONALD J. DALEY
JOHN W BAILEY
JOHN A. CASTELLANO, III
OF COUNSEL.

OF COUNSEL. OF COUNSEL.
HERBERT M. BIRCH (1905-1996)
ELLIOT A. GO'.DBERG\*
WILLIAM L. GATES\*
EDWARD H. VALANCE
RUPERT J. BRADY (RET.)\*

\*ADMITTED TO A BAR OTHER THAN VA

## BIRCH, STEWART, KOLASCH & BIRCH, LLP

#### INTELLECTUAL PROPERTY LAW

8110 GATEHOUSE ROAD SUITE 500 EAST FALLS CHURCH, VA 22042-1210 USA

(703) 205-8000

FAX. (703) 205-8050 (703) 698-8590 (G IV)

e-mail: mailroom@bskb.com web: http://www.bskb.com

CALIFORNIA OFFICE 650 TOWN CENTER DRIVE, SUITE 1120 COSTA MESA, CA 92626-7125

GARY D YACURA
THOMAS S. AUCHTERLONIE
MICHAEL R. CAMMARATA
JAMES T ELLER, JR
SCOTT L. LOWE
MARY ANN CAPRIA
MARK J. NUELL, PH. D. U
DARIN E. BARTHOLOMENT
D RICHARD ANDERSON
PAUL C. LEWIS 1525 PAUL C. LEWIS
W. KARL RENNER
MARK W MILSTEAD\*
JOHN CAMPA\* REG. PATENT AGENTS: FREDERICK R. HANDREN ANDREW J. TELESZ, JR. MARYANNE ARMSTRONG, PH D MAKI HATSUMI MAKI HATSUMI MIKE S RYU CRAIG A. McROBBIE GARTH M DAHLEN, PH D. LAURA C LUTZ ROBERT E GOOZNER, PH D HYUNG N SOHN MATTHEW J. LATTIG ALAN PEDERSEN-GILES

JUSTIN D. KARJALA

Date:	Decemb	per	29,	1999	
Docket	No.:	378	-366	5 P	

#### BOX PATENT APPLICATION

Assistant Commissioner for Patents Washington, DC 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): Kaoru ADACHI

For: IMAGE DISPLAY APPARATUS FOR PHOTOGRAPHING AN OBJECT AND

DISPLAYING THE PHOTOGRAPHED IMAGE

Fnclosed are.

шист	osed are.
$\boxtimes$	A specification consisting of twenty-two (22) pages
$\boxtimes$	Five (5) sheet(s) formal drawings
$\boxtimes$	An assignment of the invention
$\boxtimes$	Certified copy of Priority Document(s)
$\boxtimes$	Executed Declaration (  Original   Photocopy)
	A statement ( $\square$ original $\square$ photocopy) to establish small entity status under 37 C.F.R. $\S$ 1.9 and 37 C.F.R. $\S$ 1.27
	Preliminary Amendment
$\boxtimes$	Information Disclosure Statement, PTO-1449 and reference(s)
	Other:

Docket No.: 378-366P

The filing fee has been calculated as shown below:

			LARGE ENTITY	SMALL ENTITY		
	BASIC FEE		\$690.00	\$345.00		
	NUMBER FILED	NUMBER EXTRA	RATE FEE	RATE FEE		
TOTAL CLAIMS	11- 20 =	0	X 18 = \$0.00	x 9 = \$0.00		
INDEPENDENT CLAIMS	4- 3 =	1	x 78 = \$78.00	x 39 = \$0.00		
MULTIPLE DEPENDENT  CLAIMS PRESENTED		+ \$260.00	+ \$130.00			
		TOTAL	\$768.00	\$0.00		

- A check in the amount of \$808.00 to cover the filing fee and recording fee (if applicable) is enclosed.
- Please charge Deposit Account No. 02-2448 in the amount of \$0.00. A triplicate copy of this transmittal form is enclosed.
- □ Please send correspondence to:

BIRCH, STEWART, KOLASCH & BIRCH, LLP or Customer No. 2292 P.O. Box 747

Falls Church, VA 22040-0747

Telephone: (703) 205-8000

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. \$ 1.16 or under 37 C.F.R. \$ 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

Donald J. Daley

P.O. Box 747 Falls Church, VA

22040-0747

(703) 205-8000

DJD/kdm 378-366P Attachments

(Rev. 09/15/99)

# 1 IMAGE DISPLAY APPARATUS FOR PHOTOGRAPHING AN OBJECT AND DISPLAYING THE PHOTOGRAPHED IMAGE

#### BACKGROUND OF THE INVENTION

## 5 Field of the Invention

The present invention relates to an image display apparatus for photographing an object by imaging devices and displaying the photographed image by a liquid crystal display and the like.

10

15

20

25

## Description of the Background Art

image display apparatus such as a video camera and a digital still camera, an image of an object is converted to an image signal by imaging devices, and the image signal undergoes an image processing to be displayed by a liquid crystal display and the like. FIG. 6 shows an example of a conventional image display apparatus. In FIG. 6, an imaging section 60 comprises, example, CCD(Charge Coupled Device) converts an image of an object to an image devices, signal and outputs the image signal to а conversion section 62. A white balance circuit 64 in signal conversion section 62 adjusts the white balance of the image signal in response to a color temperature change. A gamma correction circuit performs a processing to give a non-liniarity to the image signal.

Furthermore, in the case where the CCD imaging

devices included in the imaging section 60 are color imaging devices having a color filter adopting the Bayer array or a G-stripe RB checkers array, an R-signal, a B-signal and a G-signal cannot be obtained

15

20

25

simultaneously by the CCD imaging devices, so that if any processing is not performed, the image is displayed to be in a mosaic state. Accordingly, an interpolation processing circuit 68 in the signal conversion section interpolates lacks of any of the R, B and G-signals by its interpolation processing.

When the pixels of the CCD imaging devices included either in a horizontal direction or in vertical direction are different in number from those of display section 76, an interpolation processing circuit 68 performs a thinning processing interpolation processing suitably using a memory circuit 70, whereby the number of pixels output from the CCD imaging devices is converted to be equal to that of the display section 76.

A gray scale correction circuit 72 in the conversion section 62 executes a gray correction such as a dither processing so that an image originated from the image signal processed looks better when it is displayed by the display section 76. A gamma correction circuit 74 performs a gamma correction for the image signal processed by the gray scale correction circuit 72 to output it to the display section 76. The display section 76 comprises, for example, LCD (Liquid Crystal Display), and displays the image based on the image signal processed by the signal conversion section 62.

30

In the CCD imaging devices included in the imaging section 60, since signals generated by a large number of photodiodes, which are arranged

two-dimensionally in the form of a matrix, are serially output on a pixel-by-pixel basis, the signal conversion section 62 has been obliged to process the signals serially. Since the refresh rate of the display section 76 is generally 60 Hz, the signal conversion section 62 had to process all signals of the pixels of one field, which are output from the CCD imaging devices, within a period of 1/60 seconds.

10 Although power consumption can be reduced by lowering a clock frequency in performing a digital signal processing, in the case of the image display apparatus, there is a certain limitation in reducing the clock frequency because the refresh rate of the display section 76 is generally not changeable, and it is difficult for the image display apparatus to be designed in reduced power consumption.

Furthermore, since a quantity of signals to

20 be processed in the signal conversion section 62 becomes
larger with an increase in number of the pixels of the
CCD imaging devices, a high speed processing is required
for the image display apparatus in order to process
these signals within a certain period (1/60 seconds),

25 and the clock frequency becomes higher, resulting in
more increase in power consumption.

## SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an image display apparatus which is free from the drawbacks of the foregoing prior art, and improved in power consumption by performing a signal processing at a low speed.

To accomplish the foregoing subjects, an image apparatus of the present invention comprises: display imaging section having photoelectric conversion devices arranged in the form of a matrix, the imaging section sequentially outputting signals generated by the photoelectric conversion devices in parallel column by column of the matrix; and display section having display devices arranged in the form of a matrix, which displays an image represented by the signals applied thereto at the time of application of driving pulses, the display section applying the signals output in parallel from the imaging section to these display devices column bv column and supplying the driving pulses line by line in a predetermined order.

15

20

25

30

10

1

5

Furthermore, an image display apparatus of the present invention comprises: imaging section photoelectric conversion devices arranged in the form of imaging section sequentially outputting a matrix, the signals generated by the photoelectric conversion in parallel column by column of the matrix; devices signal conversion section for performing a processing for the signals output from the imaging section parallel column by column and outputting the processed signals in parallel; and display section having display devices arranged in the form of a matrix, which display an image represented by signals applied thereto at the time of application of driving pulses, the section applying the signals output in parallel from the conversion section to these display devices column by column and supplying the driving pulses line by line in a predetermined order.

Here, the image display apparatus may advantageously comprises a parallel-to-serial conversion section for converting the signals output in parallel from the signal conversion section to serial signals.

5

10

15

20

25

30

Furthermore, an image display apparatus of the present invention comprises: imaging section having photoelectric conversion devices arranged in the form of the imaging section sequentially outputting signals generated by the photoelectric conversion devices in parallel column by column of the matrix; signal conversion section for performing a processing for the signals output in parallel from the imaging section column by column and outputting the processed signals in parallel; and parallel-to-serial conversion section for converting the signals output in parallel from the signal conversion section to serial signals.

Still furthermore, an image display apparatus the present invention comprises: serial-to-parallel conversion section for converting signals serially input thereto to parallel signals and outputting the signals; and display section having display devices arranged in the form of a matrix, which display an image represented by signals applied thereto at the time of application of driving pulses, the display section applying the signals output in parallel from the serial-to-parallel conversion section to these display devices column by column and supplying the driving pulses row by row in a predetermined order.

### BRIEF DESCRIPTION OF THE DRAWINGS

25

- The objects and features of the present invention will become more apparent from consideration of the following detailed description taken in conjunction with the accompanying drawings in which:
- FIG. 1 is a schematic block diagram showing an embodiment of an image display apparatus in accordance with the present invention;
  - FIG. 2 is a drawing showing a constitution of an example of a conventional CCD;
- 10 FIG. 3 schematically shows an example of the constitution of a conventional LCD;
  - FIG. 4 is a schematic block diagram showing an alternativ embodiment of an image display apparatus in accordance with the present invention;
- FIG. 5 is a schematic block diagram showing an example of a display apparatus in accordance with the present invention; and
  - FIG. 6 is a schematic block diagram showing an example of a conventional image display apparatus.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

In FIG. 1, the image display apparatus converts an image of an object to an image signal by an imaging section 10, and performs a processing for the image signal by a signal conversion section 20, thus displaying an image by a display section 30. The image display apparatus can widely be applied to a video camera, a digital still camera and the like.

30 The imaging section 10 is, for example, an interline CCD. The imaging section 10 has a large number of photodiodes 12 arranged in an imaging region in the form of a matrix (M lines  $\times$  N columns or

30

transfer paths 14-1 to pixels) and vertical 1 to the respective lines ο£ the arranged adjacent Each of the photodiodes 12 is connected photodiodes 12. to corresponding one of the vertical transfer paths 14-1 to 14-N via transfer gates (not shown), and each lower 5 end of the vertical transfer paths 14-1 to 14-N is connected to corresponding one of output circuits 16-1 to 16-N.

Each of the photodiodes 12 converts the image 10 of the object, which is focussed on its surface, to a pixel a photoelectric signal charge pixel by by conversion and stores it therein. Field shift pulses are alternately supplied to the transfer gates arranged the transfer 15 in the odd-numbered lines and arranged in the even-numbered lines every field during When the field shift pulses a vertical blanking period. are supplied to the transfer gates, the signal charge stored in the photodiodes 12 moves to the vertical transfer paths 14-1 to 14-N through the transfer gates. 20

Vertical driving pulses are supplied to the vertical transfer paths 14-1 to 14-N during a horizontal blanking period. The signal charge in the vertical transfer paths 14-1 to 14-N is transferred toward output circuits 16-1 to 16-N in response to the driving pulses. Every time a vertical driving pulse is supplied, each of the signal charge in the vertical 14-N transfer paths 14 - 1to is moved toward corresponding one of the output circuits 16-1 to 16-N line by line, and sequentially arrives at corresponding one of the output circuits 16-1 to 16-N within one field period. The output circuits 16-1 to 16-N serially

convert each of the signal charge arriving from the 1 transfer paths 14-1 to 14-N vertical to signal signals 200-1 voltage, and output to 200-N, respectively.

5

10

15

20

25

described above, in this embodiment, signal charge generated by the photodiodes 12 is transferred to the output circuits 16-1 to 16-N on the vertical transfer paths 14-1 to 14-N, and converted to the signal voltage by the output circuits 16-1 to 16-N path by path. Each of the output circuits 16-1 to 16-N outputs the signal voltage by one pixel per horizontal That is, the signal voltage equivalent scanning period. to N pixels (equivalent to one line) is output from the N output circuits in parallel.

FIG. 2 shows an example of a conventional CCD, which is illustrated for comparing it with the CCD of this embodiment. The conventional CCD comprises the photodiodes 12, the vertical transfer paths 14-1 to 14-N, a horizontal transfer path 50 and output circuit 52. The conventional CCD is different from the CCD in the imaging section 10 of FIG. 1 in that the lower ends vertical transfer paths 14-1 14-N of the to connected to a horizontal transfer path 50 and the left end of the horizontal transfer path 50 is connected to an output circuit 52.

In FIG. 2, the vertical driving pulses are supplied to the vertical transfer paths 14-1 to 14-N, and the horizontal driving pulses are supplied to the horizontal transfer path 50. The signal charge moved to the vertical transfer paths 14-1 to 14-N during the

vertical blanking period is transferred toward 1 horizontal transfer path 50 line by line in response to vertical driving pulses supplied during horizontal blanking period. The signal charge arrived 5 at the lower ends of the vertical transfer paths 14-1 to 14-N moves to the horizontal transfer path 50 sequentially.

In the above-described manner, every time the 10 vertical driving pulses are supplied to the vertical transfer paths 14-1 to 14-N, the signal charge equivalent to one pixel is moved from each of the vertical transfer paths 14-1 to 14-N to the horizontal transfer path 50, that is, the signal charge equivalent to N pixels (equivalent to one line) is moved from the N 15 vertical transfer paths 14-1 to 14-N to the horizontal transfer path 50 in parallel.

The horizontal transfer path 50 transfers the the charge, which was moved from vertical 20 signal transfer paths 14-1 to 14-N, toward the output circuit 52 in response to the horizontal driving pulses supplied during the horizontal scanning repeatedly The signal charges equivalent to one line, period. to the horizontal transfer 25 which were moved 50, sequentially arrive at the output circuit 52 within one horizontal scanning period. The output circuit 52 converts the arrived signal charge to a signal voltage and outputs the signal voltage.

30

As described above, in the conventional CCD FIG. 2, which the signal charge, has been photoelectrically converted by the photodiodes 12

arranged in the form of a matrix, is transferred by the vertical transfer paths 14-1 to 14-N, and moved to the horizontal transfer path 50. The signal charge is transferred from the horizontal transfer path 50 to the output circuit 52, and the signal voltage corresponding to the N pixels is serially output from the output circuit 52 every horizontal scanning period.

Contrary to this, in the imaging section 10 10 according to this embodiment of FIG. 1, the charge transferred by the vertical transfer paths 14-1 to 14-N is transferred to the output circuits 16-1 to 16-N connected to the respective vertical transfer paths 14-1 to 14-N, and the signal voltage equivalent to one 15 pixel is output from each of the output circuits 16-1 to 16-N every horizontal scanning period. The N signal voltages equivalent to N pixels are output from the N output circuits in parallel every horizontal scanning period.

20

25

30

Accordingly, in the imaging section 10 of this embodiment, since the imaging section 10 does not have the horizontal transfer path 50 provided in the conventional CCD, the horizontal driving pulse to be supplied to the horizontal transfer path is unnecessary, so that power consumption can be more reduced. Although the CCD is employed for the imaging section 10 in this embodiment, other types of imaging device such as a MOS (Metal Oxide Semiconductor) imaging device may be employed.

The signal conversion section 20 is connected to the imaging section 10 of FIG. 1. The signal

1 conversion section 20 has input terminals of the same number as the number (N) of the output circuits 16 in the imaging section 10, and the output circuits 16-1 to 16-N are connected to the respective input terminals.

The signal conversion section 20 receives signals 200-1 to 200-N in parallel, which are output from the output circuits 16-1 to 16-N of the imaging section 10, and performs the same processing as that of the signal conversion section 62 of FIG. 6, for the signals 200-1 to 200-N in parallel, thus outputting signals 202-1 to 202-N, which have been processed, from N output

terminals in parallel.

Since the signal conversion section 20 of this 15 embodiment processes the signals 200-1 to 200-N output the imaging section 10 in parallel, a processing speed can be made slower than that of the conventional signal conversion section 62 of FIG. Assuming that one horizontal scanning period is, 20 example, 65 μS, while the conventional conversion section 62 has to process a signal equivalent to one pixel within a period of  $65\mu$  s per horizontal pixels N, the signal conversion section 20 of this embodiment may process a signal equivalent to one pixel 25 within a period of 65  $\mu$  s, so that power consumption can be more reduced.

Since the number of pixels of the imaging section 10 in the horizontal direction is set to be equal to that of the display section 30, the number of inputs of the signal conversion section 20 and the number of outputs are thereof equal to each other, that is, N. However, when the number of pixels of the

display section 30 in the horizontal direction is different from that of the imaging section 10, since the signal conversion section 20 performs a signal processing so that the number of outputs of the section 20 becomes equal to the number of pixels of the display in the horizontal direction, the number of outputs of the section 20 varies in accordance with the number of pixels of the display section 30 in the horizontal direction.

10

15

20

25

30

The display section 30 is connected to the signal conversion section 20. This display section 30 is, for example, a liquid crystal display (LCD), and has a structure that a plurality of display devices composed field effect transistors 34 and liquid crystal devices 36 are arranged in the form of a matrix (M lins  $\times$  N columns). Each of the field effect transistors 34 operates as a switch, and allows its source and drain to be conductive with each other when a voltage is applied to its gate. Each of the liquid crystal devices 36 is connected to the source of corresponding one of effect transistors 34, and stores charge response to the voltage applied to the drain of field effect transistor 34 when this transistor 34 is made to be in a conduction state.

The gate of each of the field effect transistors 34 is connected to corresponding one of gate buses 40-1 to 40-M line by line, and one end of each of gate buses is connected to a vertical driving The drain of each of the field effect circuit 38. is connected to corresponding one transistors 34 drain buses 42-1 to 42-N column by column, and one end of each of the drain buses 42-1 to 42-N is connected to an output port of corresponding one of input circuits 32-1 to 32-N. Input ports of the input circuits 32-1 to 32-N are connected to respective output terminals of the signal conversion section 20. The input circuits 32-1 to 32-N receive signals 202-1 to 202-N output from the signal conversion section 20, respectively, and output predetermined voltage to the drain buses 42-1 to 42-N, respectively.

10

15

When the vertical driving circuit 38 refreshes, for example, an image display every field, the vertical driving circuit 38 alternately scans the gate buses arranged in the odd-numbered lines and the gate buses arranged in the even-numbered lines every field period sequentially in response to the horizontal synchronous signal, and outputs a gate driving pulse to the gate bus scanned.

20 When the gate driving pulse is supplied to the gate bus 40 connected to the gate of the field effect transistor 34, the drain and source of the field effect transistor 34 are made conductive. On the other hand, the signals 202-1 to 202-N are input to the input 25 circuits 32-1 to 32-N from the signal conversion section 20 in synchronization with the gate driving pulse, and the input circuits 32-1 to 32-N supply voltage corresponding to the signals to the drain buses 42-1 to 42-N, respectively.

30

For example, when the gate driving pulse is supplied to the gate bus 40-1 from the vertical driving circuit 38 and voltage corresponding to the signals

1 202-1 to 202-N is supplied from the input circuits 32-1 to 32-N to the drain buses 42-1 to 42-N, the field effect transistors 34 connected to the gate bus 40-1 are made to be in their conduction state, and charge associated with the magnitudes of the voltage applied to the drains of the field effect transistors 34 is stored in the liquid crystal devices 36.

The vertical driving circuit 38 scans all of 10 the gate buses 40-1 to 40-M within two-field period in predetermined order in response to the horizontal synchronous signal, and supplies the gate driving voltage to the gate bus scanned. The input circuits 32-1 to 32-N output the voltage, which corresponds to 15 the signals 202-1 to 202-N from the signal conversion section 20, to the drain buses 42-1 to synchronization with the horizontal synchronous signal.

Accordingly, the charge corresponding to the 20 magnitudes of the signals 202-1 to 202-N is stored in the liquid crystal devices 36 arranged in the form of a matrix, and held therein. Immediately after charge is stored in the liquid crystal device 36, state of the liquid crystal forming the liquid crystal 25 device 36 changes in response to the quantity of the charge, the liquid crystal device 36 allows light guided from the back light disposed behind the device 36 to be shield orpassed therethrough in response to the quantity of the charge stored.

30

Thus. an image represented by the signals 202-1 202-N, which are output from the signal conversion section 20, is displayed by the display

15

20

25

30

1 section 30. The charge stored in the liquid crystal device 36 is updated every two fields embodiment. Although the LCD is used for the display section 30 of this embodiment, a display using an LED 5 Emitting Diode) as a display device may employed.

FIG. shows an example of a conventional LCD, which is illustrated for being compared with the LCD of this embodiment. Although this conventional LCD is the same as the display section 30 of FIG. 1 in constitution of the field effect transistors 34, liquid crystal devices 36 and the vertical circuit 38 and in connection as to the gate buses 40-1 and the drain buses 42-1 to 42-N. conventional LCD differs from the display section 30 of 1 in that a horizontal register circuit 54 provided instead of the input circuits 32-1 to 32-N and end of each of the drain buses 42-1 to 42-N is connected to the horizontal register circuit 54.

In FIG. 3, the horizontal register circuit 54 is adapted to hold temporarily a signal equivalent to one line for the number N of pixels. The horizontal register circuit 54 sequentially receives a signal input thereto serially from the outside in response to clock signals, and sequentially shifts it. Then. when the horizontal register circuit 54 holds signals equivalent to one line, the horizontal register circuit 54 outputs the voltage corresponding to the signals held therein to the drain buses 42-1 to 42-N. The horizontal register circuit 54 executes such processing iteratively in timed with a horizontal synchronous signal, and outputs

voltage corresponding to the signals 202-1 to 202-N, in synchronous with gate driving pulses which are output from the vertical driving circuit 38 to the drain buses 42-1 to 42-N.

5

10

15

20

As described above, in the conventional LCD of FIG. 3, the horizontal register circuit 54 is provided, which converts the signals serially input thereto line by line to the voltage corresponding to the signals in parallel and outputs the voltage to the drain buses 42-1 to 42-N in parallel. By contrast, since the display section 30 of this embodiment ofFIG. 1 has constitution that the voltage corresponding signals 202-1 to 202-N input from the signal conversion section 20 is supplied to the drain buses 42-1 to 42-Nfrom the input circuits 32-1 to 32-N, the horizontal register circuit 54 need not be provided, nor clock signals supplied to the horizontal register circuit 54 are unnecessary, so that power consumption can be more reduced.

Depending on an application where the image display apparatus of this embodiment is used, the image display apparatus may have a constitution that the signal conversion section 20 is omitted and signals 200-1 to 200-N output from the imaging section 10 are directly input to the input circuits 32-1 to 32-N.

4 shows an alternative embodiment of the display apparatus according to the present 10 invention. This image display apparatus has constitution obtained by providing a parallel-to-serial conversion section 56 in the image display apparatus of FIG. 1. This parallel-to-serial conversion section 56 converts the signals 202-1 to 202-N, which are output 15 in parallel from the signal conversion section 20, serial signals 204 and outputs them. The section 56 outputs the signal similar to that generated by conventional signal conversion section 62 shown in FIg. 6.

20

Also in this embodiment, power consumption can be reduced similarly to the embodiment of FIG. 1. Ιt should be noted that the image display apparatus can be constituted by omitting the display section of 25 FIG. 4. In this case, the number of outputs the signal conversion section 20 is not restricted the number of pixels of the display section 30 in the horizontal direction.

30 FIG. 5 shows an embodiment of a display apparatus according to the present invention. In this display apparatus, the imaging section 10 of FIG. 1 is omitted and a serial-to-parallel conversion section 58

1 is provided. This serial-to-parallel conversion section 58 converts signals 206 serially input thereto to parallel signals 202-1 to 202-N and outputs them to signal conversion section 20. Also in embodiment, power consumption can be reduced similarly 5 to the embodiment shown in FIG. 1.

The entire desclosure of Japanese patent application No. 10247/1999 filed on January 19, 1999 including the specification, claims, accompanying drawings and abstract of the disclosure is incorporated herein by reference in its entirety.

While the present invention has been described with reference to the particular illustrative 15 embodiments, is not to be restricted it by those embodiments. Ιt is be appreciated that to skilled in the art can change or modify the embodiments without departing from the scope and spirit of the 20 present invention.

10

5

#### WHAT IS CLAIMED IS:

An image display apparatus comprising:

imaging section having photoelectric conversion devices arranged in the form of a matrix, said imaging section sequentially outputting signals generated by said photoelectric conversion devices in parallel column by column of said matrix; and

devices display section having display arranged in the form of a matrix, which displays an image represented by signals applied thereto at the time of application of driving pulses, said display section applying the signals output in parallel from imaging section to said display devices column by column and supplying said driving pulses line by line in a predetermined order.

- 2. The image display apparatus according to claim 1, wherein said imaging section comprises a CCD imaging device or a MOS imaging device.
- 3. The image display apparatus according to claim 1, wherein said display section comprises a liquid crystal display.
- 4. An image display apparatus comprising:

imaging section having photoelectric conversion devices arranged in the form of a matrix, said imaging section sequentially outputting signals generated by said photoelectric conversion devices in parallel column by column of said matrix;

signal conversion section for performing a processing for the signals output from said imaging

5

section in parallel column by column and outputting the processed signals in parallel; and

display section having display devices arranged in the form of a matrix, which display an image represented by signals applied thereto at the time of application of driving pulses, said display section applying the signals output in parallel from said signal conversion section to said display devices column by column and supplying said driving pulses line by line in a predetermined order.

- 5. The image display apparatus according to claim 4, wherein said imaging section comprises a CCD imaging device or a MOS imaging device.
- 1 6. The image display apparatus according to claim 4, wherein said display section comprises a liquid crystal display.
- 7. The image display apparatus according to claim 4, said apparatus further comprising:

parallel-to-serial conversion section for converting the signals output in parallel from said signal conversion section to serial signals.

8. An image display apparatus comprising:

imaging section having photoelectric conversion devices arranged in the form of a matrix, said imaging section sequentially outputting signals generated by said photoelectric conversion devices in parallel column by column of said matrix;

signal conversion section for performing a processing for the signals output in parallel from said

5

10

imaging section column by column and outputting the
10 processed signals in parallel; and

parallel-to-serial conversion section for converting the signals output in parallel from said signal conversion section to serial signals.

9. The image display apparatus according to claim 8, wherein said imaging section comprises a CCD imaging device or a MOS imaging device.

### 10. A display apparatus comprising:

serial-to-parallel conversion section for converting signals serially input thereto to parallel signals and outputting the signals; and

section having display display arranged in the form of a matrix, which display an image represented by signals applied thereto at the time of application of driving pulses, said display in parallel from the signals output applying serial-to-parallel conversion section to said display devices column by column and supplying said driving pulses line by line in a predetermined order.

1 11. The display apparatus according to claim 10, wherein said display section comprises a liquid crystal display.

5

10


15

20

## ABSTRACT OF THE DISCLOSURE

In an imaging section, an image of an object is converted to signal charge by photodiodes arranged in the form of a matrix, the signal charge is transferred to output circuits by vertical transfer paths, and then the signal charge transferred to the output circuits is converted to signal voltage by the output circuits. signal voltage is output from the output circuits to a signal conversion section as signals. The signal conversion section performs a processing for the signals in parallel, and outputs the processed signals to a In the display section, signals are display section. converted to voltage by input circuits, and the voltage is respectively applied to drain buses. A vertical driving circuit scans gate buses, and supplies gate Field effect transistors supplied with driving pulses. the gate driving pulses store charge in response to the voltage applied to liquid crystal devices, thus displaying an image.

Fig. 1






Fig. 4




Fig. 5





Fig. 6



# BIRCH, STEWART, KOLASCH & BIRCH, LLP

#### PLEASE NOTE: YOU MUST COMPLETE THE FOLLOWING:

# COMBINED DECLARATION AND POWER OF ATTORNEY

ATTORNEY DOCKET NO.

# FOR PATENT AND DESIGN APPLICATIONS

378-366P

Insert Title:
---------------

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one inventor is named below) or an original, first and joint inventor (if plural inventors are named below) of the subject

nsert Title:	matter which is claimed and for which a patent is sought on the invention entitled: IMAGE DISPLAY APPARATUS FOR PHOTOGRAPHING AN OBJECT AND					
	DISPLAYING THE I		AGE			
ill in Appropriate nformation -	the specification of which is	attached hereto. If not at	tached hereto,			
or Use Without	the specificatio	n was filed on		as		
pecification	United States App	lication Number	; an	d/or		
			; a			
	amended under P	CT Article 19 on	(if appl	icable)		
sents tous a sent tous and tou	including the claims, as ame I acknowledge the duty Code of Federal Regulations I do not know and do no my or our invention thereof, our invention thereof or mo on sale in the United States o been patented or made the scountry foreign to the Unite assigns more than twelve mor patent or inventor's certifica America prior to this applica I hereby claim foreign p application(s) for patent or	nded by any amendment to disclose information w, §1.56.  It believe the same was eve or patented or described re than one year prior to f America more than one abject of an inventor's cerd States of America on aroths (six months for designate on this invention has bution by me or my legal repriority benefits under Tit inventor's certificate list	nd the contents of the above idereferred to above. hich is material to patentability at a known or used in the United Statin any printed publication in any this application, that the same wayear prior to this application, that tificate issued before the date of the application filed by me or my leads prior to this application, and the een filed in any country foreign the presentatives or assigns, except at the 35, United States Code, §119 and below and have also identified a filing date before that of the	as defined in Title 37, ates of America before country before my or as not in public use or the invention has not his application in any gal representatives or hat no application for o the United States of s follows.  (a)-(d) of any foreign ed below any foreign		
issert Priority if appropriate)	priority is claimed:  Prior Foreign Application 10247/1999	n(s) <u>Japan</u>	January 19, 199	Priority Claimed		
	(Number)	(Country)	(Month/Day/Year Filed)	Yes No		
	(Number)	(Country)	(Month/Day/Year Filed)	Yes No		
	(Number)	(Country)	(Month/Day/Year Filed)	Yes No		
	(Number)	(Country)	(Month/Day/Year Filed)	Yes No		
	(Number)	(Country)	(Month/Day/Year Filed)	Yes No		
nsert Provisional	I hereby claim the bene application(s) listed below.	fit under Title 35, United	States Code, §119(e) of any Uni	ted States provisional		
application(s):	(Application Number)		(Filing Date)			
	(Application Number)		(Filing Date)			
nsert Requested nformation:	All Foreign Applications, if Months for Designs) Prior Country	To The Filing Date of T		e Than 12 Months (6 of Filing (Month/Day/Year)		
AL A/	listed below and, insofar as to prior United States application §112, I acknowledge the duty	he subject matter of each on in the manner provided to disclose information v , §1.56 which became av	States Code, §120 of any United of the claims of this application of the first paragraph of Title 35 which is material to patentability allable between the filing date of his application:	is not disclosed in the 5, United States Code, as defined in Title 37,		

Insert Prior U.S. Application(s): (if any)

(Application Number) (Filing Date) (Status - patented, pending, abandoned) (Application Number) (Filing Date) (Status - patented, pending, abandoned)

I hereby appoint the following attorneys to prosecute this application and/or an international application based on this application and to transact all business in the Patent and Trademark Office connected therewith and in connection with the resulting patent based on instructions received from the entity who first sent the application papers to the attorneys identified below, unless the inventor(s) or assignee provides said attorneys with a written notice to the contrary:

Terrell C. Birch	(Reg. No. 19,382)	Raymond C. Stewart	(Reg. No. 21,066)
Joseph A. Kolasch	(Reg. No. 22,463)	James M. Slattery	(Reg. No. 28,380)
Bernard L. Sweeney	(Reg. No. 24,448)	Michael K. Mutter	(Reg. No. 29,680)
Charles Gorenstein	(Reg. No. 29,271)	Gerald M. Murphy, Jr.	(Reg. No. 28,977)
Leonard R. Svensson	(Reg. No. 30,330)	Terry L. Clark	(Reg. No. 32,644)
Andrew D. Meikle	(Reg. No. 32,868)	Marc S. Weiner	(Reg. No. 32,181)
Joe McKinney Muncy	(Reg. No. 32,334)	Andrew F. Reish	(Reg. 110. 99, 119)
C. Joseph Faraci	(Reg. No. 32,350)	Donald J. Daley	(Reg. No. 34,313)

Send Correspondence to:

## BIRCH, STEWART, KOLASCH & BIRCH, LLP

P.O. Box 747 • Falls Church, Virginia 22040-0747 Telephone: (703) 205-8000 • Facsimile: (703) 205-8050

PLEASE NOTE: YOU MUST COMPLETE THE FOLLOWING:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize

The state of the s	knowledge that w	illful false statements ar	nd the like so made are punisha	able by fine or in	nprisonment, or both	
6 2 3 6 2 3	under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize					
s face	the validity of the application or any patent issued thereon.					
process						
5. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1						
Inventor:	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*	
Insert Name of Inventor	Kaoru Ada	chi	Laon Ada	chi 🗀	December 8, 1999	
Document is Signed	Residence (City, Sta	ite & Country)	1 5 0000	CITIZENSHIP	1999	
Insert Citizenship		saka-shi, Sait			Japanese	
Insert Post Office	POST OFFICE ADDI	RESS (Complete Street Addr uii Photo Film	ess including City, State & Country) 1 CO., Ltd., 11-46	. Senzui	3-chome,	
Address		-shi, Saitama,		,	,	
Full Name of Second	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*	
Inventor, if any:						
see above	Residence (City, Sta	te & Country)		CITIZENSHIP	<u> </u>	
	POST OFFICE ADDR	RESS (Complete Street Addr	ess including City, State & Country)			
			one more and ground at the state of the stat			
Full Name of Third	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*	
Inventor, if any						
see above	Residence (City, State & Country) CITIZENSHIP					
	POST OFFICE ADDRESS (Complete Street Address including City, State & Country)					
Full Name of Fourth	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*	
Inventor, if any		7			DAIL	
see above	Residence (City, Stat	to & Country)	<u> </u>	CITIZENIOLIID		
	riesiderice (Orty, Star	te & Country)		CITIZENSHIP		
	DOCT OFFICE ADDE	)F00 (0		<u> </u>		
	POST OFFICE ADDR	RESS (Complete Street Addre	ess including City, State & Country)			
Full Name of Fifth Inventor, if any	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*	
see above						
	Residence (City, Stat	e & Country)		CITIZENSHIP		
				ŀ		
	POST OFFICE ADDR	ESS (Complete Street Addre	ess including City, State & Country)	<u>.</u>		
Page 2 of 2	* DATE OF SIGNATUR					

(USPTO Approved 3-90)